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Abstract—Turbo codes have recently been considered for
energy-constrained wireless communication applications, since
they facilitate a low transmission energy consumption. However,
in order to reduce the overall energy consumption, Look-Up-
Table-Log-BCJR (LUT-Log-BCJR) architectures having a low
processing energy consumption are required. In this paper, we
decompose the LUT-Log-BCJR architecture into its most funda-
mental Add Compare Select (ACS) operations and perform them
using a novel low-complexity ACS unit. We demonstrate that our
architecture employs an order of magnitude fewer gates than the
most recent LUT-Log-BCJR architectures, facilitating a 71% en-
ergy consumption reduction. Compared to state-of-the-art Max-
imum Logarithmic Bahl-Cocke-Jelinek-Raviv (Max-Log-BCJR)
implementations, our approach facilitates a 10% reduction in
the overall energy consumption at ranges above 58 m.
Index Terms—energy-efﬁcient, error-correcting code, turbo
code, Log-BCJR algorithm
I. INTRODUCTION
Wireless Sensor Networks (WSNs) can be considered to
be energy constrained wireless scenarios, since the sensors
are operated for extended periods of time, while relying on
batteries that are small, lightweight and inexpensive. In envi-
ronmental monitoring WSNs for example, despite employing
low transmission duty cycles and low average throughputs of
less than 1 Mbit=s [1], [2], the sensors’ energy consumption
is dominated by the transmission energy Etx
b (measured in
J=bit), since they may be separated by up to 1 km. For
this reason, turbo codes have recently found application in
these scenarios [3], [4], since their near-capacity coding gain
facilitates reliable communication when using a reduced trans-
mission energy Etx
b . Note however that this reduction in Etx
b
is offset by the turbo decoder’s energy consumption E
pr
b , as
well as the (typically negligible) energy consumption of the
turbo encoder [4]. Therefore, turbo codes designed for energy
constrained scenarios have to minimize the overall energy
consumption (Etx
b + E
pr
b ).
Recent Application-Speciﬁc Integrated Circuit (ASIC)
based turbo decoder architectures [5]–[7] have been designed
for achieving a high transmission throughput, rather than for
a low transmission energy. For example, turbo codes have
facilitated transmission throughputs in excess of 50 Mbit=s
in cellular standards, such as the 3rd Generation Partnership
Project 3GPP Long Term Evolution (LTE) and recent ASIC
turbo decoder architectures have been designed for through-
puts that are in excess of 100 Mbit=s [5], [6]. This has been
achieved by employing the Max-Log-BCJR turbo decoding
algorithm, which is a low-complexity approximation of the
optimal Logarithmic Bahl-Cocke-Jelinek-Raviv (Log-BCJR)
algorithm [8].
The Max-Log-BCJR algorithm appears to lend itself to
both high-throughput scenarios, as well as to the above-
mentioned energy-constrained scenarios. This is because a
low turbo decoder energy consumption E
pr
b is implied by
Max-Log-BCJR algorithm’s low complexity. However, this
is achieved at the cost of degrading the coding gain by
0.5 dB compared to the optimal Log-BCJR algorithm [9],
increasing the required transmission energy Etx
b by 10%.
As we shall demonstrate in Section IV, this disadvantage of
the Max-Log-BCJR outweighs its attractively low complexity,
when optimizing the overall energy consumption Etx
b + E
pr
b
of sensor nodes that are separated by dozens of meters.
This motivates the employment of the Look-Up-Table-Log-
BCJR (LUT-Log-BCJR) algorithm [8] in energy-constrained
scenarios, since it approximates the optimal Log-BCJR more
closely than the Max-Log-BCJR and therefore does not suffer
from the associated coding gain degradation. However, to the
best of our knowledge, no LUT-Log-BCJR ASICs have been
speciﬁcally designed for energy-constrained scenarios. Pre-
vious LUT-Log-BCJR turbo decoder designs [10]–[13] were
developed as a part of the on-going drive for higher and higher
processing throughputs, although their throughputs have since
been eclipsed by the Max-Log-BCJR architectures. This opens
the door for a new generation of LUT-Log-BCJR ASICs that
exchange processing throughput for energy efﬁciency.
As we shall discuss in Section II, the energy consumption
E
pr
b of conventional LUT-Log-BCJR architectures cannot be
signiﬁcantly reduced by simply reducing their clock fre-
quency and throughput. This motivates our novel architec-
ture of Section III, which is speciﬁcally designed to have
a minimal hardware complexity and hence a low energy
consumption E
pr
b . In Section IV, we validate our architecture
in the context of an LTE turbo decoder and demonstrate
that it has an order of magnitude lower chip area, hence
reducing the energy consumption E
pr
b of the state-of-the-art
LUT-Log-BCJR implementation by 71%. Compared to state-
of-the-art Max-Log-BCJR implementations, our approach fa-
cilitates a 10% reduction in the overall energy consumption
of (Etx
b + E
pr
b ) at transmission ranges above 58 m. Finally,
Section V concludes the paper.2
II. CONVENTIONAL LUT-LOG-BCJR ARCHITECTURE
As shown in Figure 1, a turbo encoder [14] comprises a
parallel concatenation of two convolutional encoders, each
of which has a structure comprising m number of memory
elements, where m = 3 is used in the LTE encoders, for
example. Each encoder converts an uncoded bit sequence
b1 = fb1;jgN
j=1 into the corresponding encoded bit sequence
b2 = fb2;jgN
j=1, where N is the length of the input bit
sequences. Correspondingly, Figure 1 depicts a turbo decoder
[15], [16], which comprises a parallel concatenation of two
decoders, that employ the LUT-Log-BCJR algorithm. Rather
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Fig. 1. A turbo encoder and decoder scheme.
than operating on bits, each LUT-Log-BCJR decoder processes
Logarithmic Likelihood Ratios (LLRs) [14], where each LLR
~ b = ln
P(b=0)
P(b=1) quantiﬁes the decoder’s conﬁdence concerning
its estimate of a bit b from the bit sequences b1 and b2.
Each LUT-Log-BCJR decoder processes two a priori LLR se-
quences, namely ~ ba
1 = f~ ba
1;jgN
j=1 and ~ ba
2 = f~ ba
2;jgN
j=1, which
are converted into the extrinsic LLR sequence ~ be
1 = f~ be
1;jgN
j=1.
This extrinsic LLR sequence is iteratively exchanged with that
generated by the other LUT-Log-BCJR decoder, which is used
as the a priori LLR sequence ~ ba
1 in the next iteration [17].
Figure 2 (a) depicts the conventional LUT-Log-BCJR ar-
chitecture, which employs the sliding-window technique [18],
[19] to generate the LLR sequence ~ be
1 as the concatenation
of W equal-length sub-sequences. Each of these windows is
generated separately, using a forward, a pre-backward and a
backward recursion, as shown in Figure 2. These three differ-
ent recursions are performed concurrently for three different
windows, as exempliﬁed in Figure 2 (b) for W = 5. This
schedule results in the completion of the windows in their
natural order, starting with that containing the ﬁrst LLR ~ be
1;1
and ending with the one containing the last LLR ~ be
1;N.
When the forward recursion is performed for a particular
window, one pair of its corresponding a priori LLRs ~ ba
1;j
and ~ ba
2;j is read from Mem 1 of Figure 2 (a) and processed
per clock cycle, in the ascending order of the bit index j.
The forward recursion of the LUT-Log-BCJR algorithm can
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Fig. 2. (a) Conventional LUT-Log-BCJR architecture. (b) Timing of the
sliding-window technique.
be performed in two pipelined steps using the corresponding
dedicated hardware components of Figure 2 (a):
1) Firstly, the transition metrics   [20, Equation (2)], that
correspond to the current window are generated. Here,
each  transition metric i;j(s;s0) is set either equal
to the corresponding a priori LLR ~ ba
i;j or to zero,
depending on the particular pair of states s and s0 that the
transition is between and on the Generator Polynomials
(GPs) of the encoder.
2) Next, the state metrics A [20, Equation (3)] that corre-
spond to the current window are generated. Here, each
 state metric is given by
j+1(s0) = max*
s!s0
 
j(s) +
2 X
i=1
i;j(s;s0)
!
; (1)
where, s ! s0 represents the set of all states s that
can transition into the state s0, depending on the GPs
of the encoder. Note that the forward recursion for the
ﬁrst window is initialized independently. By contrast, the
forward recursion for the other windows is initialized
using  state metrics that were obtained during the
forward recursion of the preceding window. It is for
this reason that the windows must be processed in their
natural order, as shown in Figure 2. The max* operation
is used to represent the Jacobian logarithm detailed in
[21], which may be approximated using a Look-Up
Table (LUT) [17] for the parameters p and q according3
to
max*(~ p; ~ q)  max(~ p; ~ q)
+
8
> > <
> > :
0:75 if j~ p   ~ qj = 0
0:5 if j~ p   ~ qj 2 f0:25;0:5;0:75g
0:25 if j~ p   ~ qj 2 f1;1:25;1:5;1:75;2g
0 otherwise
(2)
and can be extended to three or more parameters using
associativity. Here, we assume the employment of a
twos complement ﬁxed-point LLR representation, which
includes a 5-bit integer part and a z = 2-bit fraction part.
As a result, there are 2z = 4 entries in the LUT, each
of which has values that are multiples of 2 z = 0:25.
As we will show in Figure 7, this arrangement yields
a near-ideal BER performance [22], provided that the
integer parts of the LLR values are clipped to the range
that can be represented using three bits.
During the forward recursion, one set of  state metrics is
written to Mem 2 of Figure 2 (a) per clock cycle in the
ascending order of the bit index j.
When the backward recursion is performed for a particular
window, one pair of its corresponding a priori LLRs ~ ba
1;j
is read from Mem 1 of Figure 2 (a) and processed per
clock cycle, in the descending order of the bit index j.
Simultaneously, the corresponding set of  state metrics are
read from Mem 2 and processed per clock cycle. As a result, a
particular window’s backward recursion cannot be performed
until after its forward recursion has been completed, as shown
in Figure 2 (b). The backward recursion of the LUT-Log-BCJR
algorithm can be performed in four pipelined steps using the
corresponding dedicated hardware components of Figure 2 (a):
1) Firstly, the transition metrics   that correspond to the
current window are re-generated, as described above.
2) Next, the state metrics B [20, Equation (4)] that corre-
spond to the current window are generated. Here, each
 state metric is given by
j 1(s) = max*
s!s0
 
j(s0) +
2 X
i=1
i;j(s;s0)
!
: (3)
Note that the backward recursion for the last window
is initialized independently. By contrast, the backward
recursion for the other windows is initialized using 
state metrics that were previously obtained during the
pre-backward recursion of the next window. This is
achieved using step 1 and 2 of the backward recursion
and initializing the latter independently. It is for this
reason that the pre-backward recursions of Figure 2 (b)
are performed before the backward recursions of the
preceding windows.
3) Next, the transition metrics  [20, Equation (5)] that
correspond to the current window are generated, accord-
ing to
j(s;s0) = j(s) + 2;j(s;s0) + j(s0): (4)
4) Finally, the value of each extrinsic LLR in the current
window of the sequence ~ be
1 is generated according to
~ be
1;j = max*
s
0
!s0
[j(s;s0)]   max*
s
1
!s0
[j(s;s0)]; (5)
where s
x
!s0 is the set of transitions that imply bi;j has
a binary value of x.
As shown in Figure 2 (b), one extrinsic LLR ~ be
1;j is output per
clock cycle in descending order of the bit index j. By pipelin-
ing the forward, pre-backward and backward recursions using
separate dedicated hardware for implementing the operations
of Equations (1), (3), (4) and (5), the conventional architecture
generates one extrinsic LLR per clock cycle, as shown in
Figure 2. Therefore, it achieves a high throughput, provided
that it can be operated at a high clock frequency. However,
the recursions involve calculations that must be performed in
series. Therefore, conventional architectures typically employ
additional hardware1 during synthesis to achieve a short crit-
ical path, a high clock frequency and a high throughput [24].
A number of variants of the LUT-Log-BCJR architecture of
Figure 2 have been proposed for further increasing the decod-
ing throughput. For example, [25] employs parallel repetitions
of the blocks shown in Figure 2 (a) to ’parallel-process’ the
schedule of Figure 2 (b). Alternatively, [12] employs a radix-4
variant, which processes two sets of  or  state metrics at a
time. In summary, conventional LUT-Log-BCJR architectures
achieve high throughputs by employing substantial hardware,
which imposes a high chip area and consequently a high
energy consumption, as quantiﬁed later in Section IV.
Note that the energy consumption of the conventional
LUT-Log-BCJR architecture cannot be signiﬁcantly reduced
by simply reducing the clock frequency, in order to meet the
lower throughput demands of energy-constrained scenarios.
While this would allow voltage scaling and a correspond-
ing reduction of energy consumption, this approach would
waste energy by powering the additional hardware that was
introduced to manage the critical path. On the other hand, if
voltage scaling is not employed, the limit on the critical path
is relaxed, allowing the removal of the additional hardware
that was introduced to manage it. While this facilitates a
corresponding reduction in the dynamic energy consumption,
the reduced throughput implies an increased static energy
consumption, particularly in the case of high-density tech-
nologies. Furthermore, the lengthening of the critical path
implies a greater variety of path lengths, particularly since
the backward recursion path of Figure 2 (a) is signiﬁcantly
longer than those of the other recursions. This in turn implies
that a greater fraction of the static energy consumption can
be considered to be wasted, by giving short data paths more
time to settle than necessary. In summary, efforts to slow
down the conventional LUT-Log-BCJR architecture result in
energy wastage, which cannot be avoided without completely
redesigning the architecture.
III. PROPOSED LUT-LOG-BCJR ARCHITECTURE
In this section, we propose a novel LUT-Log-BCJR ar-
chitecture for energy-constrained scenarios, which avoids the
1This approach is analogous to using the faster but more complicated
lookahead adder [23], instead of the slow but simple ripple carry adder.4
wastage of energy that is inherent in the conventional ar-
chitecture of Section II. Our philosophy is to redesign the
timing of the conventional architecture in a manner that allows
its components to be efﬁciently merged. This produces an
architecture comprising only a low number of inherently low-
complexity functional units, which are collectively capable
of performing the entire LUT-Log-BCJR algorithm. Further
wastage is avoided, since the critical paths of our functional
units are naturally short- and equally-lengthed, eliminating the
requirement for additional hardware to manage them. Further-
more, our approach naturally results in a low area and a high
clock frequency, which implies a low static energy consump-
tion. As we will show in Section III-A, the LUT-Log-BCJR
algorithm is naturally suited to this philosophy, since it can
be decomposed into classic ACS operations. In Section III-B
we tackle the challenge of devising an architecture that is
sufﬁciently ﬂexible for performing the entire LUT-Log-BCJR
algorithm, using only a small number of functional units.
Furthermore, Section III-C proposes a functional unit that
is capable of performing ACS operations, while maintaining
a short critical path and a low complexity. Finally, in Sec-
tion III-D, we will design a controller for our architecture,
using the LUT-Log-BCJR decoder of the 3GPP LTE turbo
decoder as an application example.
A. Decomposition of the LUT-Log-BCJR algorithm
Observe that Equations (1), (3), (4) and (5) of the
LUT-Log-BCJR algorithm comprise only additions, subtrac-
tions and the max* calculation of Equation (2). While each
addition and subtraction constitutes a single ACS operation,
each max* calculation can be considered equivalent to four
ACS operations, as shown in Table I. In the general case,
TABLE I
DECOMPOSITION OF max* OPERATION.
Op 1 simultaneously calculate
max(~ p; ~ q) and j~ p   ~ qj
Op 2 determine if j~ p   ~ qj > 0:75
Op 3 determine if j~ p   ~ qj > 0 or j~ p   ~ qj > 2,
depending on the outcome of Operation 2
Op 4 add max(~ p; ~ q) to the value selected
from the set f0.75, 0.5, 0.25, 0g
where z > 0 fraction bits are employed in the twos comple-
ment ﬁxed-point LLR representation, a total of (z + 2) ACS
operations are required to carry out the max calculation. By
contrast, only a single ACS operation is required when z = 0
or when employing the Max-Log-BCJR algorithm, which
approximates the max by the max operation. Similarly, fewer
ACS operation are required, when employing the Constant-
Log-BCJR [26] algorithm. These alternative algorithms reduce
the hardware complexity and increase the throughput, there-
fore reducing the energy consumption E
pr
b . However, this is
achieved at the cost of requiring a higher transmission energy
Etx
b to achieve the same BER performance. As a result, these
transformations are typically detrimental to the overall energy
consumption of (Etx
b + E
pr
b ), as discussed in Section I.
B. Proposed energy-efﬁcient LUT-Log-BCJR architecture
Inspired by the analysis of Section III-A, the proposed
energy-efﬁcient LUT-Log-BCJR architecture is shown in Fig-
ure 3. Unlike conventional architectures, it does not use
separate dedicated hardware for the three recursions shown
in Figure 2. Instead, our architecture implements the entire
algorithm using 2m ACS units in parallel, each of which
performs one ACS operation per clock cycle. Furthermore, the
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Fig. 3. Energy-efﬁcient LUT-Log-BCJR architecture.
proposed architecture employs a twin-level register structure to
minimize the highly energy-consuming main-memory access
operations. At the ﬁrst register level, each ACS unit is paired
with a set of general purpose registers R1, R2 and R3. These
are used to store intermediate results that are required by the
same ACS unit in consecutive clock cycles. For example,
this allows the four ACS operations equivalent to a max*
calculation to be performed in four consecutive clock cy-
cles using a single ACS unit, as detailed in Section III-C.
The second register level comprises REG bank 1 and REG
bank 2 of Figure 3, which are used to temporarily store
the LUT-Log-BCJR variables between consecutive values of
the bit index j during the recursions decoding processes.
The REG bank 1 comprises registers for the a priori LLRs
~ ba
1;j and ~ ba
2;j and dummy registers for the required LUT
constants of Equation (2). Meanwhile, the sets of ,  or
 metrics are stored in REG bank 2 of Figure 3. The main
memory stores all the required a priori LLR sequences and
extrinsic LLR sequences during the decoding process and the
 state metrics from the previous window, which facilitates
the processing of the entire LUT-Log-BCJR algorithm. Since
the proposed architecture supports a fully parallel arrangement
of an arbitrary number of ACS units of Figure 3, it may be
readily applied to any LUT-Log-BCJR decoder, regardless of
the speciﬁc convolutional encoder parameters2 employed. Note
that in contrast to the different-length data paths of Figure 2
(a), the 2m identical parallel data paths shown in Figure 3
have equal lengths, which avoids energy wastage, as described
above.
2These parameters include the number of uncoded and encoded bit se-
quences, the constraint length and the GPs.5
C. Novel ACS unit
In this section we propose the novel low-gate-count ACS
unit of Figure 4, which performs one ACS operation per clock
cycle. The control signals of the ACS unit are provided by the
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operation code O = fO0;O1;O2;O3;O4;O5g, which can be
used to perform the functions listed in Table II. Note that
TABLE II
OPERATIONS OF THE ACS UNIT.
O function
0000002 ~ r = ~ p + ~ q
1000002 ~ r = ~ p   ~ q
1011002 ~ r =

~ p   ~ q if ~ p  ~ q
(~ q   ~ p)   0:25 if ~ p < ~ q
C0 =

02 if ~ p  ~ q
12 if ~ p < ~ q
1100102 ~ r =

~ p   ~ q if C0 = 02
~ p   ~ q   0:25 if C0 = 12
C1 =

02 if ~ r  0
12 if ~ r < 0
1100012 ~ r =

~ p   ~ q if C0 = 02
~ p   ~ q   0:25 if C0 = 12
C2 =

02 if ~ r  0
12 if ~ r < 0
the operation code O = 1011002 approximates the absolute
difference between two operands, as required by Equation (2).
Its result is equivalent to ~ r = j~ p   ~ qj for ~ p  ~ q. However, for
~ p < ~ q, the result is given by ~ p   ~ q. In the two’s complement
operand representation employing z = 2 fraction bits, this
is equivalent to decrementing the binary representation of
(~ q   ~ p), which is equivalent to subtracting 2 z = 0:25.
Note that a simpler ACS unit implementation is facilitated by
this deliberately introduced inaccuracy, which can be trivially
canceled out during the max* calculation. More speciﬁcally,
a max* calculation can be performed with the following four
operations, which store intermediate results in the registers R1,
R2 and R3, of Figure 3.
Op 1 In this clock cycle the max* calculation is activated
by using the operation code O = 1011002 of Table II
and loading operands ~ p and ~ q from the registers R1
and R2 of Figure 3, respectively. The result ~ r is then
stored in register R3, which is the approximated as
jR1   R2j. The result C0 determines max(R1;R2).
Op 2 The LUT comparison performed during the second
ACS operation is activated by the operation code
O = 1100102 of Table II. Operand ~ p uses the
constant decimal value 0.75, which is provided by
the register bank 1 in the architecture of Figure 3.
Operand ~ q takes value from R3, which is the approx-
imated jR1   R2j that was obtained in the previous
clock cycle. In this clock cycle, the result ~ r is not
stored, while the result stored in C1 provides the
outcome of the test jR1 R2j > 0:75, as required by
the second ACS operation described in Section III-A.
Op 3 Similarly to the previous clock cycle, the result of the
test jR1   R2j > 0 or of the test jR1   R2j > 2 is
determined depending on whether it was previously
decided that jR1 R2j > 0:75. More speciﬁcally, we
employ the operation code O = 1100012 of Table II,
use the value stored in R3 for the ACS unit’s operand
~ q and substitute the constant value of 0 or 2 for ~ p, as
appropriate. As shown in Equation (2), these constant
values are the ﬁrst and third entries of the LUT.
Op 4 The max* calculation of Equation (2) is completed
in the fourth clock cycle by using the operation
code O = 0000002 of Table II. Here the operand
~ p is provided by the maximum of R1 and R2,
as identiﬁed by C0 of Figure 4. Meanwhile, a
value for the operand ~ q is selected from the set
f0:75;0:5;0:25;0g, depending on the contents of C1
and C2 of Figure 4. As a result, we have
~ r = max(R1;R2)+
8
> > <
> > :
0:75 if C1 = 02;C2 = 02
0:5 if C1 = 02;C2 = 12
0:25 if C1 = 12;C2 = 02
0 if C1 = 12;C2 = 12
;
(6)
as required by Equation (2).
D. Example controller design
As described in Section III-B, the proposed architecture can
be readily applied to any LUT-Log-BCJR decoder, regardless
of the corresponding convolutional encoder parameters em-
ployed. This is achieved by speciﬁcally designing a controller
for the LUT-Log-BCJR decoder. To exemplify this, we de-
signed a controller for a sliding-window implementation of the
LTE turbo code’s LUT-Log-BCJR decoder, which corresponds
to an encoder having m = 3 memory elements. Since the
proposed architecture employs 2m = 8 parallel ACS units,
it facilitates the parallel processing of 2m = 8  or  state
metrics at a time. As a result, ‘just-in-time’ processing of the
forward and backward recursions may be achieved, dispensing
with the need for additional registers. This facilitates a reason-
able throughput and a low energy consumption, as shown later
in Section IV.
Our controller meets the timing diagram of Figure 5,
which was designed to implement the sliding-window based
LUT-Log-BCJR algorithm. To reduce the memory required for
storing the  state metrics of Equation (1), the sliding-window
implementation performs the forward and backward recursions
of the LUT-Log-BCJR algorithm for windows of just N = 128
bit indices j. For the pre-backward recursion, windows of 24
bit indices j are employed, as advocated in [27]. As shown in7
TABLE III
COMPARISON OF THE IMPLEMENTED TURBO DECODER.
Publication Proposed [10] [11] [13] [5] [6]
Algorithm LUT-Log LUT-Log LUT-Log LUT-Log Max-Log Max-Log
Block size (bit) 6144 5114 5114 5114 6144 6144
Technology (nm) 90 180 180 180 65 120
Supply voltage (V) 1.0 1.8 1.8 1.8 - 1.2
Area A (mm2) 0.35 9 14.5 8.2 2.1 3.57
(Scaled for 90 nm) (2.25) (3.63) (2.05) (4.0) (2.0)
Gate count (exclusive of memory) 7.5k 85k 410k 65k - 553k
Memory required (kbit) 188 239 450 161 - 129
Clock frequency F (MHz) 333 111 145 100 300 390.6
Decoding iterations 5 10 8 6.5 6 5.5
Throughput T (Mb/s) 1.03 2 10.8 4.17 150 390.6
Power consumption (mW) 4.17 292 956 320 300 788.9
(Scaled for 90 nm) (36.5) (119.4) (40) (796.4) (332.8)
Energy consumption (nJ/bit/iteration) 0.4 14.6 11.1 12.7 0.31 0.37
(Scaled for 90 nm) (1.8) (1.4) (1.59) (0.81) (0.16)
Etx
b +E
pr
b (nJ/bit) when transmitting over
39 m (5 iterations)
10.16 17.16 15.16 16.06 13.42 10.17
Etx
b +E
pr
b (nJ/bit) when transmitting over
58 m (5 iterations)
41.92 48.92 46.92 47.82 49.88 46.63
BER performance of the proposed architecture and the ideal
performance of the two types of the decoders are quantiﬁed
in Figure 74. Here, BPSK modulation is assumed, since it
is widely adopted in the existing wireless sensor networks
[30]. Furthermore, we assumed transmissions over a non-
dispersive uncorrelated worst-case Rayleigh fading channel.
As shown in Figure 7, the BER performance of the proposed
The proposed implementation
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Fig. 7. BER performance of various decoding algorithms, in the case
where 5 iterations are employed to decode a 6144-bit LTE block, which was
transmitted over an uncorrelated Rayleigh fading channel.
LUT-Log-BCJR architecture is within a tiny fraction of a
decibel from that achieved by the ideal Log-BCJR algorithm.
Furthermore, as discussed in Section I, the low complexity
of the Max-Log-BCJR is achieved at the cost of requiring a
0.5 dB higher transmission energy per bit to achieve a BER of
10 4, as shown in Figure 7. As a result, the LUT-Log-BCJR
algorithm facilitates an overall energy consumption - including
4Since different simulation parameters and channel models are used in
previous publications, we compare the BER performance of our proposed
architecture with the idealized upper-bound performance of the various
algorithms, which was obtained using ﬂoating-point simulation.
the energy consumed during both transmission and decoding
- that is 10% lower than that of the Max-Log-BCJR at long
transmission ranges, where the energy consumption E
pr
b of
the turbo decoder is negligible compared to the transmission
energy Etx
b required. Indeed, the analysis5 of [3], [31] reveals
that a small difference in BER performance has a signiﬁcant
effect on the overall energy consumption (Etx
b + E
pr
b ). As
a result, the proposed architecture offers the lowest overall
energy consumption when the transmission distance is beyond
39 m, as shown in Table III. Compared to the most energy
efﬁcient Max-Log-BCJR design [6] in Table III, which has
an energy consumption of 0.16 nJ/bit/iteration, the proposed
LUT-Log-BCJR decoder achieves more than 10% overall
energy savings when the transmission distance reaches 58 m,
as shown in Table III.
Indeed, Figure 8 shows the overall energy consumption
difference between the Max-Log-BCJR of [6] and the pro-
posed architecture, which is formulated as f(d) = (Etx
b +
E
pr
b )Max-Log-BCJR   (Etx
b + E
pr
b )LUT-Log-BCJR. As indicated by
negative values of f(d) in Figure 8, the Max-Log-BCJR
decoder of [6] has a (slightly) lower overall energy con-
sumption than the proposed decoder when transmitting across
short ranges of less than 39 m. By contrast, the proposed
architecture offers a signiﬁcant overall energy saving that
increases exponentially beyond a range of 39 m, relative to
the state-of-the-art Max-Log-BCJR decoder [6].
As discussed in Section III, the proposed architecture
achieves an energy saving, because it efﬁciently employs a
novel low-complexity ACS unit having a short critical path,
which avoids the energy wastage that occurs in conventional
architectures. As discussed in Section III-D, this principle may
be generally applied to any arbitrary turbo code conﬁguration,
for achieving similar energy savings to those demonstrated for
our example of the topical LTE LUT-Log-BCJR turbo decoder.
5This analysis assumes a receiver noise ﬁgure of 5 dB, a power ampliﬁer
efﬁciency of 33%, a carrier frequency of 5.8 GHz and a worst-case path-loss
exponent of 4.8
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Fig. 8. The energy consumption difference between the Max-Log-BCJR
decoder of [6] and the proposed architecture at BER = 10 4.
V. CONCLUSIONS
In this paper, we demonstrated that upon aiming for a high
throughput, conventional LUT-Log-BCJR architectures may
have wasteful designs requiring high chip areas and hence
high energy consumptions. However, in energy-constrained
applications, achieving a low energy consumption has a higher
priority than having a high throughput. This motivated our
low-complexity energy-efﬁcient architecture, which achieves a
low area and hence a low energy consumption by decomposing
the LUT-Log-BCJR algorithm into its most fundamental ACS
operations. In addition, the proposed architecture may be
readily reconﬁgured for different turbo codes or decoding algo-
rithms. We validated the architecture by implementing an LTE
turbo decoder, which was found, in Table III, to have an order-
of-magnitude lower area than conventional LUT-Log-BCJR
decoder implementations and an approximately 71% lower
energy consumption of 0.4 nJ/bit/iteration. Compared to state
of the art Max-Log-BCJR implementations, our approach
facilitates a 10% reduction in the overall energy consumption
at transmission ranges above 58 m. Furthermore, we demon-
strated that our implementation has a throughput of 1.03 Mb/s,
which is appropriate for energy-constrained applications, such
as in environmental monitoring WSNs [2], [32].
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